

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L6	735	703/1.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/01/24 16:37
L7	552	716/7.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/01/24 17:08
L8	954	716/18.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/01/24 17:10
L9	285	L8 and partition\$3	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/01/24 17:30
L10	3	(task adj graph) and "xor"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/01/24 17:33
L11	37	(task adj graph) and architecture\$1 and @ad<"20010801"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/01/24 17:35
L12	0	(task adj graph) and (exclusive adj "or") and @ad<"20010801"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/01/24 17:35
L13	3	(task adj graph) and (exclusive) and @ad<"20010801"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/01/24 17:35

Scholar

Results 1 - 10 of about 20 for "task graph" xor architecture. (0.06 seconds)

Universal approach for task scheduling for distributed memory multiprocessors

K Ghose, N Mehdiratta - The Scalable High-Performance Computing Conference, 1994 - ieeexplore.ieee.org

... the **task graph** onto the under-lying processor **architecture**. ... between tasks on the longest path in the **task graph**. ... routing scheme, the exclusive-or (**XOR**) of the ...

Cited by 3 - [Web Search](#) - ieeexplore.ieee.org - csa.com

Managing Evolving Workflow Specifications

G Joeris, O Herzog - CoopIS, 1998 - doi.ieeecomputersociety.org

... branch- ing for and-, or- and **xor**-splits, respectively. ... event passing among related tasks of the **task graph**. ... instances is also re- flected by our **architecture**. ...

Cited by 44 - [Web Search](#) - ieeexplore.ieee.org - www-agki.tzi.de - cdserv4.inria.fr - [all 14 versions »](#)

Defining Flexible Workflow Execution Behaviors

G Joeris - Enterprise-wide and Cross-enterprise Workflow Management, 1999 - informatik.rwth-aachen.de

... Within the **task graph**, the control flow dependencies or group ... A **xor** allow_post_execution_change ... Experiences as well as the **architecture** of our system ...

Cited by 20 - [View as HTML](#) - [Web Search](#) - ceur-ws.org - tzi.uni-bremen.de - tzi.de - [all 8 versions »](#)

Universal Dialogue Specification for Conversational Systems

A Kolzer - Workshop on Knowledge and Reasoning in Practical Dialogue ..., 1999 - dfki.de

... system is organized in a two-phase **architecture** and distinguishes ... user refines the tasks he set up in the **task graph**. ... Thus the state DoDialogue is an **XOR**-State ...

Cited by 7 - [Cached](#) - [Web Search](#) - dfki.de - ida.liu.se - ep.liu.se - [all 5 versions »](#)

[PS] Cluster-M parallel programming paradigm

MM Eshaghian, ME Shaaban - International Journal of High Speed Computing, 1994 - njit.edu

... Cluster-M Representation on the other hand, represents a multi-layered partitioning of a system graph correspond- ing to the topology of the target **architecture** ...

Cited by 10 - [View as HTML](#) - [Web Search](#)

How to build a high-performance compute cluster for the grid

A Reinefeld, V Lindenstruth - 2001 - ieeexplore.ieee.org

... However the required **XOR** transaction on the four data ... the following, we first outline the basic **architecture** of the ... the job by means of a **task graph** and also ...

Cited by 7 - [Web Search](#) - sizzle.cs.kookmin.ac.kr - elib.zib.de - webdoc.gwdg.de - [all 12 versions »](#)

FLOW. NET: WORKFLOW SUPPORT FOR INTER-ORGANIZATIONAL ENGINEERING AND PRODUCTION PROCESSES

G Joeris, H Wache, O Herzog, B Gronemann - International Journal of Agile Manufacturing (IJAM), Special ..., 2000 - www-agki.tzi.de

... application systems are integrated into the **architecture** by means ... split and join type (and, or, **xor**) can be ... Iterations within this **task graph** are modeled by a ...

Cited by 1 - [View as HTML](#) - [Web Search](#)

[PS] Towards Object-Oriented Modeling and Enacting of Processes

G Joeris, O Herzog - Center for Computer Technologies, University of Bremen, 1998 - informatik.uni-bremen.de

... In particular, this asks for a CORBA-based **architecture** of a WFMS. Finally, scalability, reliability ... join in contrast to **XOR**-split/join). ... of a **task graph**. ...

Cited by 6 - [View as HTML](#) - [Web Search](#) - tzi.uni-bremen.de - tzi.de - tzi.de

A Universal Client for Taskflow-Oriented Programming with Distributed Components: Concepts

F Brglez, H Lavana - Proceedings of the 8th Tcl/Tk Conference at the O'Reilly ..., 2001 - conferences.oreillynet.com

... successive refinements: • taskflow primitives, graphs and layers; • task instance **architecture**. ... The nodes in the **Task- Graph** are task instances of blackbox ...

Cited by 2 - [View as HTML](#) - [Web Search](#)

Modeling of flexible workflows and their decentralized enactment in flow. net

G Joeris - International Journal of Computer Systems Science and ..., 2000 - www-agki.tzi.de

... Thus, this light-weight agent-oriented **architecture** combines flexibility with decentralized workflow execution. ... Create/ Revise Change request and xor ...

[Cited by 4](#) - [View as HTML](#) - [Web Search](#)

Google ►

Result Page: 1 2 **[Next](#)**

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2006 Google

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((task graph <and>architecture)) <and> (pyr >= 1951 <and> pyr <= 2001)"

Your search matched 311 of 1306777 documents.

A maximum of 500 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail printer friendly

» Search Options

[View Session History](#)

[New Search](#)

Modify Search

(((task graph <and>architecture)) <and> (pyr >= 1951 <and> pyr <= 2001))



☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

View: [1-25](#) | [26-50](#) | [51-75](#) | [76-100](#) | [101-125](#) | [Next >](#)

- ☐ 1. **COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems**
Dave, B.P.; Jha, N.K.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 17, Issue 10, Oct. 1998 Page(s):900 - 919
Digital Object Identifier 10.1109/43.728913
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(504 KB\)](#) IEEE JNL
- ☐ 2. **COFTA: hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance**
Dave, B.P.; Jha, N.K.;
Computers, IEEE Transactions on Volume 48, Issue 4, April 1999 Page(s):417 - 441
Digital Object Identifier 10.1109/12.762534
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(964 KB\)](#) IEEE JNL
- ☐ 3. **CRUSADE: hardware/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems**
Dave, B.P.;
Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings 9-12 March 1999 Page(s):97 - 104
Digital Object Identifier 10.1109/DATE.1999.761103
[AbstractPlus](#) | Full Text: [PDF\(64 KB\)](#) IEEE CNF
- ☐ 4. **CASPER: Concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures**
Dave, B.P.; Jha, N.K.;
Design, Automation and Test in Europe, 1998., Proceedings 23-26 Feb. 1998 Page(s):118 - 124
Digital Object Identifier 10.1109/DATE.1998.655845
[AbstractPlus](#) | Full Text: [PDF\(48 KB\)](#) IEEE CNF
- ☐ 5. **COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems**
Dave, B.P.; Lakshminarayana, G.; Jha, N.K.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 7, Issue 1, March 1999 Page(s):92 - 104
Digital Object Identifier 10.1109/92.748204
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(384 KB\)](#) IEEE JNL
- ☐ 6. **Hardware/software co-synthesis with memory hierarchies**
Yanbing Li; Wolf, W.H.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 18, Issue 10, Oct. 1999 Page(s):1405 - 1417
Digital Object Identifier 10.1109/43.790618

- ☐ 7. **MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems**
Dick, R.P.; Jha, N.K.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 17, Issue 10, Oct. 1998 Page(s):920 - 935
Digital Object Identifier 10.1109/43.728914
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(252 KB\)](#) IEEE JNL

- ☐ 8. **CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems**
Dick, R.P.; Jha, N.K.;
Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on
8-12 Nov 1998 Page(s):62 - 68
[AbstractPlus](#) | Full Text: [PDF\(956 KB\)](#) IEEE CNF

- ☐ 9. **On the granularity and clustering of directed acyclic task graphs**
Gerasoulis, A.; Yang, T.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 4, Issue 6, June 1993 Page(s):686 - 701
Digital Object Identifier 10.1109/71.242154
[AbstractPlus](#) | Full Text: [PDF\(1216 KB\)](#) IEEE JNL

- ☐ 10. **Task clustering and scheduling for distributed memory parallel architectures**
Palis, M.A.; Jing-Chiou Liou; Wei, D.S.L.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 7, Issue 1, Jan. 1996 Page(s):46 - 55
Digital Object Identifier 10.1109/71.481597
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(992 KB\)](#) IEEE JNL

- ☐ 11. **Genetic algorithm for mapping tasks onto a reconfigurable parallel processor**
Ravikumar, C.P.; Gupta, A.K.;
Computers and Digital Techniques, IEE Proceedings-
Volume 142, Issue 2, March 1995 Page(s):81 - 86
[AbstractPlus](#) | Full Text: [PDF\(464 KB\)](#) IEE JNL

- ☐ 12. **POEMS: end-to-end performance design of large parallel adaptive computational systems**
Adve, V.S.; Bagrodia, R.; Browne, J.C.; Deelman, E.; Dube, A.; Houstis, E.N.; Rice, J.R.; Sakellariou, R.; Sundaram-Stukel, D.J.; Teller, P.J.; Vernon, M.K.;
Software Engineering, IEEE Transactions on
Volume 26, Issue 11, Nov. 2000 Page(s):1027 - 1048
Digital Object Identifier 10.1109/32.881716
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1000 KB\)](#) IEEE JNL

- ☐ 13. **A parallel computing engine for a class of time critical processes**
Nabhan, T.M.; Zomaya, A.Y.;
Systems, Man and Cybernetics, Part B, IEEE Transactions on
Volume 27, Issue 5, Oct. 1997 Page(s):774 - 786
Digital Object Identifier 10.1109/3477.623231
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(264 KB\)](#) IEEE JNL

- ☐ 14. **Temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured designs**
Kaul, M.; Vemuri, R.;
Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings
9-12 March 1999 Page(s):202 - 209
Digital Object Identifier 10.1109/DATE.1999.761123
[AbstractPlus](#) | Full Text: [PDF\(188 KB\)](#) IEEE CNF

- ☐ 15. **GAST: a flexible and extensible tool for evaluating multiprocessor assignment and scheduling techniques**
Jonsson, J.;

Parallel Processing, 1998. Proceedings. 1998 International Conference on
10-14 Aug. 1998 Page(s):441 - 450
Digital Object Identifier 10.1109/ICPP.1998.708516
[AbstractPlus](#) | [Full Text: PDF\(132 KB\)](#) IEEE CNF

- ☐ **16. Hardware/software co-synthesis with memory hierarchies**
Yanbing Li; Wolf, W.;
Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM
International Conference on
8-12 Nov 1998 Page(s):430 - 436
[AbstractPlus](#) | [Full Text: PDF\(804 KB\)](#) IEEE CNF

- ☐ **17. MOCSYN: multiobjective core-based single-chip system synthesis**
Dick, R.P.; Jha, N.K.;
Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings
9-12 March 1999 Page(s):263 - 270
Digital Object Identifier 10.1109/DATE.1999.761132
[AbstractPlus](#) | [Full Text: PDF\(196 KB\)](#) IEEE CNF

- ☐ **18. Optimal algorithms for synthesis of reliable application-specific heterogeneous multiprocessors**
Dasgupta, A.; Karri, R.;
Reliability, IEEE Transactions on
Volume 44, Issue 4, Dec. 1995 Page(s):603 - 613
Digital Object Identifier 10.1109/24.475979
[AbstractPlus](#) | [Full Text: PDF\(956 KB\)](#) IEEE JNL

- ☐ **19. A hardware-software cosynthesis technique based on heterogeneous multiprocessor scheduling**
Hyunok Oh; Soonhoi Ha;
Hardware/Software Codesign, 1999. (CODES '99) Proceedings of the Seventh International
Workshop on
3-5 May 1999 Page(s):183 - 187
Digital Object Identifier 10.1109/HSC.1999.777429
[AbstractPlus](#) | [Full Text: PDF\(340 KB\)](#) IEEE CNF

- ☐ **20. Parallel circuit simulation on supercomputers**
Saleh, R.A.; Gallivan, K.A.; Chang, M.-C.; Hajj, I.N.; Smart, D.; Trick, T.N.;
Proceedings of the IEEE
Volume 77, Issue 12, Dec. 1989 Page(s):1915 - 1931
Digital Object Identifier 10.1109/5.48832
[AbstractPlus](#) | [Full Text: PDF\(1584 KB\)](#) IEEE JNL

- ☐ **21. Energy-aware runtime scheduling for embedded-multiprocessor SOCs**
Peng Yang; Chung Wong; Marchal, P.; Cathoor, F.; Desmet, D.; Verkest, D.; Lauwereins, R.;
Design & Test of Computers, IEEE
Volume 18, Issue 5, Sept.-Oct. 2001 Page(s):46 - 58
Digital Object Identifier 10.1109/54.953271
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(200 KB\)](#) IEEE JNL

- ☐ **22. A maximum pipelined CORDIC architecture for inverse kinematic position computation**
Lee, C.S.; Chang, P.;
Robotics and Automation, IEEE Journal of [legacy, pre - 1988]
Volume 3, Issue 5, Oct 1987 Page(s):445 - 458
[AbstractPlus](#) | [Full Text: PDF\(1256 KB\)](#) IEEE JNL

- ☐ **23. Macro pipelining based scheduling on high performance heterogeneous multiprocessor systems**
Banerjee, S.; Hamada, T.; Chau, P.M.; Fellman, R.D.;
Signal Processing, IEEE Transactions on [see also Acoustics, Speech, and Signal Processing,
IEEE Transactions on]
Volume 43, Issue 6, June 1995 Page(s):1468 - 1484
Digital Object Identifier 10.1109/78.388859
[AbstractPlus](#) | [Full Text: PDF\(1380 KB\)](#) IEEE JNL



24. An overview of decision networks and organizations

Pete, A.; Pattipati, K.R.; Kleinman, D.L.; Levchuk, Y.N.;
Systems, Man and Cybernetics, Part C, IEEE Transactions on
Volume 28, Issue 2, May 1998 Page(s):173 - 193
Digital Object Identifier 10.1109/5326.669546

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(620 KB) IEEE JNL



25. CASCH: a tool for computer-aided scheduling

Ahmad, I.; Yu-Kwong Kwok; Min-You Wu; Wei Shu;
Concurrency, IEEE [see also IEEE Parallel & Distributed Technology]
Volume 8, Issue 4, Oct.-Dec. 2000 Page(s):21 - 33
Digital Object Identifier 10.1109/4434.895101

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(508 KB) IEEE JNL

View: [1-25](#) | [26-50](#) | [51-75](#) | [76-100](#) | [101-125](#) | [Next >](#)

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2005 IEEE – All Rights Reserved

Indexed by



☐ Search Results

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORE GUIDE](#)

[SUPPORT](#)

Results for "((task graph <and>architecture)<and>xor) <and> (pyr >= 1951 <and> pyr <...)"

Your search matched 4 of 1306777 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[e-mail](#) [printer friendly](#)

» Search Options

[View Session History](#)

[New Search](#)

Modify Search

((task graph <and>architecture)<and>xor) <and> (pyr >= 1951 <and> pyr <= 2001)

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

- ☐ **1. Managing evolving workflow specifications**
Joeris, G.; Herzog, O.;
Cooperative Information Systems, 1998. Proceedings. 3rd IFCIS International Conference on 20-22 Aug. 1998 Page(s):310 - 319
Digital Object Identifier 10.1109/COOPIS.1998.706275
[AbstractPlus](#) | Full Text: [PDF](#)(120 KB) IEEE CNF
- ☐ **2. A parallel parsing VLSI architecture for arbitrary context free grammars**
Koulouris, A.; Koziris, N.; Andronikos, T.; Papakonstantinou, G.; Tsanakas, P.;
Parallel and Distributed Systems, 1998. Proceedings., 1998 International Conference on 14-16 Dec. 1998 Page(s):783 - 790
Digital Object Identifier 10.1109/ICPADS.1998.741168
[AbstractPlus](#) | Full Text: [PDF](#)(264 KB) IEEE CNF
- ☐ **3. Fault-tolerant self-routing algorithms for hypercube based architectures**
Castorino, A.; Ciccarella, G.;
EUROMICRO 97. 'New Frontiers of Information Technology'. Short Contributions., Proceedings of the 23rd Euromicro Conference 1-4 Sept. 1997 Page(s):258 - 265
Digital Object Identifier 10.1109/EMSCNT.1997.658475
[AbstractPlus](#) | Full Text: [PDF](#)(524 KB) IEEE CNF
- ☐ **4. Parallelizing the Phylogeny Problem**
Jones, J.A.; Yelick, K.A.;
Supercomputing, 1995. Proceedings of the IEEE/ACM SC95 Conference 1995 Page(s):25 - 25
[AbstractPlus](#) | Full Text: [PDF](#)(168 KB) IEEE CNF

